#### Trends in the Infrastructure of Computing

#### CSCE 190: Computing in the Modern World Dr. Jason D. Bakos



# My Questions

- How do computer processors work?
- Why do computer processors get faster over time?
  - How much faster do they get?
- What makes one processor faster than another?
  - What type of tradeoffs are involved in processor design?
  - Why is my cell phone so much slower than my laptop?
- What is the relationship between processor performance and how programs are written?
  - Is this relationship dependent on the processor?





# Talk Outline

- 1. Quick introduction to how computer processors work
- 2. The role of computer architects
- 3. CPU design philosophy and survey of state-of-the art CPU technology
- 4. Coprocessor design philosophy and survey of state-of-art coprocessor technology
- 5. Reconfigurable computing
- 6. Heterogeneous computing
- 7. Brief overview of my research





# Semiconductors

- Silicon is a group IV element
- Forms covalent bonds with four neighbor atoms (3D cubic crystal lattice)
- Si is a poor conductor, but conduction characteristics may be altered
- Add impurities/dopants replaces silicon atom in lattice

IVERSITY

 Adds two different types of charge carriers





# MOSFETs



- Metal-*poly*-Oxide-Semiconductor structures built onto substrate
  - *Diffusion*: Inject dopants into substrate
  - Oxidation: Form layer of SiO2 (glass)
  - *Deposition* and *etching*: Add aluminum/copper wires



UNIVERSITY



# Layout





SOUTH CAROLINA.

Logic Gates





#### Logic Synthesis

- Behavior:
  - S = A + B
  - Assume A is 2 bits, B is 2 bits, C is 3 bits

UNIVERSITY OF

SOUTH**(**AROLINA



$$C_{2} = \overline{A_{1}}A_{0}B_{1}B_{0} + A_{1}\overline{A_{0}}B_{1}\overline{B_{0}} + A_{1}\overline{A_{0}}B_{1}B_{0} + A_{1}A_{0}B_{1}B_{0} + A_{1}A_{0}B_{1}B_{0}$$

$$C_{2} = B_{1}B_{0}(\overline{A_{1}}A_{0} + A_{1}\overline{A_{0}} + A_{1}A_{0}) + A_{1}B_{1}\overline{B_{0}}(\overline{A_{0}} + A_{0}) + A_{1}A_{0}\overline{B_{1}}B_{0}$$

$$C_{2} = B_{1}B_{0}(\overline{A_{1}}A_{0} + A_{1}(\overline{A_{0}} + A_{0})) + A_{1}B_{1}\overline{B_{0}} + A_{1}A_{0}\overline{B_{1}}B_{0}$$

$$C_{2} = B_{1}B_{0}(\overline{A_{1}}A_{0} + A_{1}) + A_{1}(B_{1}\overline{B_{0}} + A_{0}\overline{B_{1}}B_{0})$$

$$\stackrel{B(0)(10)}{= B_{0}(10)} \xrightarrow{B(0)(10)} \xrightarrow{B(0)(10)(10)} \xrightarrow{B(0)(10)} \xrightarrow{B(0$$



B(0)

#### Microarchitecture





#### Synthesized and P&R'ed MIPS Architecture





 $\frac{v + v + v + r + s + t + v + o + r}{SOUTH} (AROLINA).$ 

# Si Wafer





 $\frac{U N + V + R + S + T + V + O + F}{SOUTH (AROLINA)}$ 

#### Feature Size

- Shrink minimum feature size...
  - Smaller L decreases carrier time and increases current
  - Therefore, W may also be reduced for fixed current
  - $C_g$ ,  $C_s$ , and  $C_d$  are reduced
  - Transistor switches faster (~*linear* relationship)







# Minimum Feature Size

Year	Processor	Performance	Transistor Size	Transistors
1982	i286	6 - 25 MHz	1.5 μm	~134,000
1986	i386	16 – 40 MHz	1 μm	~270,000
1989	i486	16 - 133 MHz	.8 μm	~1 million
1993	Pentium	60 - 300 MHz	.6 μm	~3 million
1995	Pentium Pro	150 - 200 MHz	.5 μm	~4 million
1997	Pentium II	233 - 450 MHz	.35 μm	~5 million
1999	Pentium III	450 – 1400 MHz	.25 μm	~10 million
2000	Pentium 4	1.3 – 3.8 GHz	.18 μm	~50 million
2005	Pentium D	2 threads/package	.09 μm	~200 million
2006	Core 2	2 threads/die	.065 μm	~300 million
2008	"Nehalem"	8 threads/die	.045 μm	~800 million
2009	"Westmere"	8 threads/die	.045 μm	~1 billion
2011	"Sandy Bridge"	12 threads/die	.032 μm	~1.2 billion
2012	"Ivy Bridge"	16 threads/die	.022 μm	~1.4 billion
	_			
Year	Processor	Speed	Transistor Size	Iransistors
2008	NVIDIA Tesla (GT200)	240 threads/die	.065 μm	1.4 billion
2010	NVIDIA Fermi (GF110)	512 threads/die	.040 μm	3.0 billion
2012	NVNDIA Kepler (GK104)	1536 threads/die	.028 um	3.5 billion



UNIVERSITY OF

AROLI

# The Role of Computer Architects

- Given a blank slate (silicon substrate)
- Budget: 2 billion transistors:
  - Transistors ⇔ Area



• Choose your components:

Component	Cost				
Control Logic and Cache					
Cache	50K transistors/1KB + 10K transistors/port				
Out-of-order instruction scheduler and dispatch	200K transistors/core				
Speculative execution	400K transistors/core				
Branch predictor	200K transistors/core				
Functional Units					
Integer and load/store units	100K transistors/unit/core				
Floating-point unit	1M transistors/unit/core				
Vector/SIMD floating- point unit	100M transistors/64b width/unit/core				



SOUTH CAROLINA.

# The Role of Computer Architects

- Problem:
  - Cost of fabricating one chip: Hundreds of millions of dollars
  - Additional cost of fabricating hundreds of thousands of copies of same chip: FREE
- Strategy for staying in business:
  - Sell LOTS of chips
- How to sell many chips:
  - Make sure it works well for a wide range of applications (e.g. CPUs)
    - Maximize performance of each thread, target small number of threads
  - Works well for one application, but has a large market (e.g. GPUs, DSPs, smart phone processors, controllers for manufacturing)





# CPU Design Philosophy

- Processors consist of three main componets:
  - Control logic
  - Cache

JNIVERSITY

- Functional units
- Premise:
  - Most code (non scientific) isn't written to take advantage of multiple cores
  - Devote real estate budget to maximizing performance of each thread
    - Control logic: reorders operations within a thread, speculatively execution
    - Cache: reduces memory delays for different access patterns
- CPUs do achieve higher performance when code is written to be multi-threaded
  - But CPUs quickly run out of functional units



# **CPU** Design



SOUTH (AROLIN

# Intel Sandy Bridge Architecture

- Four cores, each core has 256-bit SIMD unit
- Integrated GPU (IGU) with 12 execution units





UNIVERSITY OF

# AMD Bulldozer Architecture

Integer

Cluster

Module block

Instruction decoder

Dispatch

L1 I-cache I.F. B.P.

64kB,2way

Integer

Cluster

- Next generation AMD architecture
- Designed from scratch
- Four cores, each core:
  - Executes 2 threads with dedicated logic
  - Contains two 128-\_ bit FP multiply-add units
- **Decoupled L3** caches



Module block

P/P

Instruction decoder

Dispatch

Integer

Cluster

L1 I-cache I.F. B.P.

64kB,2way

Integer

Cluster

Module block

Instruction decoder

Dispatch

Integer

Cluster

L1 I-cache I.F. B.P.

64kB,2way

Integer

Cluster

Module block

Instruction decoder

Dispatch

FPU

L2 Data Cache

2048 kB (shared,Max)

Shared L3 cache

2MB for each Modules

L3 cache ctr.

Integer

Cluster

2

L1 Dc. 16kB4w

L1 I-cache I.F. B.P.

64kB,2way

Integer

Cluster

1

IF



# Graphical Processor Units (GPUs)

### • Basic idea:

NIVERSITY

- Originally designed for 3D graphics rendering
- Success in gaming market
- Devote real estate to computational resources
  - As opposed to control and caches to make naïve and general-purpose code run fast
- Achieves very high performance but:
  - Extremely difficult to program
    - Program must be split into 1000s of threads
  - Only works well for specific types of programs
  - Lacks functionality to manage computer system resources
- Now widely used for High Performance Computing (HPC)



#### Co-Processor (GPU) Design



# NVIDIA GPU Architecture



- Hundreds of simple processor cores
- Core design:
  - Executes each individual thread very slowly
  - Each thread can only perform one operation at a time
  - No operating system support
  - Able to execute 32 threads
  - Has 8 cores



SOUTH CAROLINA.

#### IBM Cell/B.E. Architecture



- 1 PPE, 8 SPEs
- Programmer must manually manage 256K memory and threads invocation on each SPE
  - Each SPE includes a vector unit like the one on current Intel processors
    - 128 bits wide (4 ops)



 $\frac{U N I V E R S I T Y O F}{SOUTH (AROLINA)}$ 

# Intel Phi Coprocessor

- PCIe coprocessor card
- Used like a GPU
- "Many Integrated Core"
  - 32 x86 cores, 128 threads
  - 512 bit SIMD units
  - Coherent cache among cores
  - 2 GB onboard memory
  - Uses Intel ISA







# Texas Instruments C66x Architecture

- Originally designed for signal processing
- 8 decoupled cores
  - No shared cache
- Can do floating-point or fixed-point
  - Can do fixed-point much faster
- Possible coprocessor for HPC
  - Less watts per FLOP





SOUTH AROLINA

# ARM Cortex-A15 Architecture

- Originally designed for embedded (cell phone) computing
- Out-of-order superscalar pipelines
- 4 cores per cluster, up to 2 clusters per chip
- Possible coprocessor for HPC?
  - LOW POWER
    - FLOPS/watt







 $\frac{v + v + v + r + s + t + y - o + f}{SOUTH}$ 

# Field Programmable Gate Arrays

- FPGAs are blank slates that can be electronically reconfigured
- Allows for totally customized architectures
- Drawbacks:
  - More difficult to program than GPUs
  - 10X less logic density and clock speed







SOUTH CAROLINA.

#### Programming FPGAs



# Heterogeneous Computing



- Combine CPUs and coprocs
- Example:
  - Application requires a week of CPU time
  - Offload computation consumes 99% of execution time

Kernel speedup	Application speedup	Execution time
50	34	5.0 hours
100	50	3.3 hours
200	67	2.5 hours
500	83	2.0 hours
1000	91	1.8 hours



 $\frac{v + v + v + r + s + t + v + o + r}{SOUTH}$ 

## Heterogeneous Computing

- General purpose CPU + special-purpose processors in one system
- Use coprocessors to execute code that they can execute fast!
  - Allow coprocessor to have its own high speed memory





UNIVERSITY

#### Heterogeneous Computing with FPGAs

Annapolis Micro Systems WILDSTAR 2 PRO







SOUTH CAROLINA

# Heterogeneous Computing with FPGAs

#### Convey HC-1

- Top half of platform is the Coprocessor ۲
- Bottom half is the Intel Motherboard ۲









### AMD Fusion Architecture

- Integrate GPU-type coprocessor onto CPU
   Put a small RADEON GPU onto the GPU
- Allows to accelerate smaller programs than PCIeconnected coprocessor
- Targeted for embedded but AMD hopes to scale to servers





# My Research

- Developed custom FPGA coprocessor architectures for:
  - Computational biology
  - Sparse linear algebra
  - Data mining
- Written GPU optimized implementations for:
  - Computational biology
  - Logic synthesis
  - Data mining

JNIVERSITY

- General purpose graph traversals
- Generally achieve 50X 100X speedup over general-purpose CPUs



# **Current Research Goals**

- Develop high level synthesis (compilers) for specific types of FPGA-based computers
  - Based on:
    - Custom pipeline-based architectures
    - Multiprocessor soft-core systems on reconfigurable chips (MPSoC)
- Develop code tuning tools for GPU code based on runtime profiling analysis



