

The **Design Manager**, as you will see, is the heart of HDL Designer and the location from which your design hierarchy is managed. Your design will be entered as a series of **Design Elements** which will have distinct names and will appear under the library name tree in the Design Manager window. Each design element will have a symbol and one or more Views associated with it.


The symbol will be the "Black Box" description of the design element which describes its Input and Output interface. It will be used to generate the Entity Declaration in the VHDL code and to create an instance of the design element within a block diagram at a higher level of hierarchy.

A **View** is a description of the behavior of a Design Element. In FPGA Advantage, a design element's behavior may be represented by a **Block Diagram View**, a **Flow Chart View**, a **State Machine View**, a **Truth Table View**, or an **HDL View**. The View will be used to generate the architecture declaration in the VHDL code.


As in normal VHDL coding, a design element may be instantiated as a component in another design element, creating a hierarchy. Multiple views may be created for a single design element which may describe it in different ways. When the design is generated into HDL files, a single view must be selected to describe the design element when multiple descriptions are available.

The first step in the creation of our ALU will be to create a top level block diagram. A block diagram is very similar to a schematic design: it contains symbols for design elements and I/O ports which are connected by signals and busses. It will, however, contain several other elements which allow the generation of complete, readable, and portable HDL codes instead of the proprietary wire-list files generated by schematics tools.

To create a new **Block Diagram View**, go to the **File > New > Design Content** menu of the Design Manager. Make sure the **Graphical View** category is selected in the left pane and select **Block Diagram** from the right and click the **Finish** button.





This will bring up the window seen below:




Before we start, notice the two text blocks labeled **Package List** and **Declarations** at the top of the design area. These two lists will be automatically updated with information which will be used to properly generate the HDL codes for your block diagram.

In the next tutorial, we will place symbols on the block diagram and add ports, signals and busses to them.

First, go to the **Add Bus** button on the toolbar, , and click the arrow just to the right. Select the **Add Bus with a Port** option, . Now make sure the **Add Bus** button is highlighted, or selected, if not left-click on it to do so. Now when you move the mouse over the design area you will see the pointer is now a crosshair. Click the left button of the mouse once near the left hand side of the design area to begin drawing a bus. If you move the pointer you will see the outline of an input port with a bus extending out of it to the point where the pointer currently is. Move the pointer to the right six or seven grid spaces and double-click the left button to terminate the bus with a dangling net connector, which will be represented by an open circle at the end of the bus. The left hand side of the bus should have an input port attached to it and the right hand side should end in an open circle, meaning it is not yet connected to anything. Also a default name, *dbus0*, has been assigned to the bus with a default type *std\_logic\_vector(15 DOWNT0 0)* and this has been added to the Declarations list.


By default, the **Add Bus** button will remain active until you press the Escape key or click with the right mouse button or on another button on the toolbar. While it remains active, add three more busses to the diagram below the first one so that it looks something like the figure below. Space your ports and busses at least two to three grid spaces apart.




You may move the bus around on the block diagram by making sure that the selection tool,





is active and then pressing and holding the left mouse button over a point in the middle of the bus and dragging it to the new position. You should see the outline of the bus as you drag and reposition it. You may make the bus longer or shorter at this point by pressing and holding the left mouse button over the dangling net connector circle and dragging it to the new location.


The **Add Bus** button, unfortunately, cannot be used to add an output port in the manner described above. Before adding the output ports, resize the design area so that it extends almost the width of the screen. This way we can add output ports at the far right and have plenty of room in between to place the blocks which will give the ALU its functionality. There are quite a few ways that you can resize your design area. In the toolbar, there are a series of magnifying glasses. Click on the **Zoom Out** button, , until you reach your desired view. The quickest and easiest method is to utilize your middle-click button if you have a mouse with a wheel scroll. Middle-click and hold the button down. While holding the button, move your mouse in a slow circular pattern and observe all the zoom functions you can achieve just with your middle mouse button.


In order to add an output port click on the arrow of the **Add Port** button . Select the **Add Port Out** option. Now move the pointer to the right hand side of the design area and place an

output port in the design. While the tool is still active, place two more output ports, making sure to leave at least two vertical grid dots between each port.

Now change the **Add Bus with a Port** option back to **Add Bus** option. Move the pointer to the design area and left-click on the hanging end of output port. Move the mouse about six or seven grid spaces to the left and double-left-click to terminate the bus with a dangling net connector. For the other two output ports, follow the same procedure, except using the **Add Signal** button, , set to **Add Signal**. The **Add Signal** button is used because two of the outputs, Zero and Overflow, are single bit signals instead of multi-bit busses. Your design should now look like the figure below:





Since we do not want to use the default names for the signals and busses, we need to assign our own. To do this, first make sure that the selection tool, , is active and then double-left-click on the bus wire `dbus0`. This will bring up the **Object Properties** window opened to the signals tab with the `dbus0` signal selected. In the **Name** field replace `dbus0` with `ALUOp`. In the declaration section, set the bounds as `3 DOWNT0 0`. Finally click the **OK** button. These changes should be reflected on the signal name and the Declarations.




Change the rest of the signals and busses according to the following table. The design should now resemble the figure below the table:


Default Name	User-defined Name	Type	Bounds
<i>dbus0</i>	ALUOp	std_logic_vector	3 DOWNTO 0
<i>dbus1</i>	A	std_logic_vector	31 DOWNTO 0
<i>dbus2</i>	B	std_logic_vector	31 DOWNTO 0
<i>dbus3</i>	SHAMT	std_logic_vector	4 DOWNTO 0
<i>dbus4</i>	R	std_logic_vector	31 DOWNTO 0
<i>sig0</i>	Zero	std_logic	
<i>sig1</i>	Overflow	std_logic	




Once you have finished making all of the changes, you need to save the Block Diagram by selecting **File > Save** from the menu or by clicking the save button, . Select *ALU* as the library to save the design in, enter *ALU* as the design unit name, and *struct* as the view name. This will save the block diagram source data and also create a symbol for the design unit with ports matching those in the block diagram.




To see what effect our work thus far has had, go back to the **Design Manager** window and double-click the ALU symbol.



Click on **Symbol** in the Structure Navigation pane.





The symbol view window similar to the above diagram should appear. At the corners of the green rectangle, you should see input ports for A, B, ALUOp, and SHAMT and output ports for Zero, Overflow, and R. We will modify the symbol later to make it more readable. Once you have examined it, you may close this window.


Now that we have examined the symbol, let's generate the VHDL code for this file and see what is produced. First, go back to the Design Manager, highlight the ALU component. Then, click the **Generate Through Components** button, , from the available buttons:



Note that this button can also be used from a design editor window, such as the block diagram editor. In other words, you could have also clicked this button in the ALU block diagram editor. This will generate HDL for the current design unit. After you click the button, the **Log Window** will show the process of generating the HDL codes. If the log window reports any errors, ask the instructors for help.



If the HDL generation completes with no errors, activate the **Design Manager** window again. Make sure you have the **ALU library window open**. Put the Design Manager in HDL mode by clicking the **Change Explore View** button: . Click the button until you see the following view.



To open the generated VHDL file, you can either double-click the file named *alu\_struct.vhd* in the Design Explorer or click on the plus sign to expand the tree under **Design Files**. Double-click on this file to open it up in a VHDL editor.

The screenshot shows a VHDL editor window titled "0: /acct/s1/jinz/HDS/my\_611\_project/ALU/hdl/alu\_struct.vhd". The window contains the following code:

```
8  --
9  LIBRARY ieee;
10 USE ieee.std_logic_1164.all;
11 USE ieee.std_logic_arith.all;
12
13 ENTITY ALU IS
14     PORT(
15         A      : IN      std_logic_vector (31 DOWNTO 0);
16         ALUOp  : IN      std_logic_vector (3 DOWNTO 0);
17         B      : IN      std_logic_vector (31 DOWNTO 0);
18         SHAMT  : IN      std_logic_vector (4 DOWNTO 0);
19         Overflow : OUT    std_logic;
20         R      : OUT    std_logic_vector (31 DOWNTO 0);
21         Zero   : OUT    std_logic
22     );
23
24 -- Declarations
25
26 END ALU ;
27
28 --
29 -- VHDL Architecture ALU.ALU.struct
30 --
31 -- Created:
32 --         by - jinz.student (tachyon.cse.sc.edu)
33 --         at - 17:01:02 12/23/09
34 --
35 -- Generated by Mentor Graphics' HDL Designer(TM) 2008.1 (E
36 --
37 LIBRARY ieee;
38 USE ieee.std_logic_1164.all;
39 USE ieee.std_logic_arith.all;
40
41
42 ARCHITECTURE struct OF ALU IS
43
44     -- Architecture declarations
45
46     -- Internal signal declarations
47
48
49
50 BEGIN
51
52     -- Instance port mappings.
53
54 END struct;
```

The editor interface includes a "Find Block:" search bar, a "Code Browser" with a tree view showing "Top Of Text", "Bottom Of Text", "ALU", and "struct", and a status bar at the bottom indicating "File: alu\_struct.vhd RW Ins B N Line: 48 / 55 Col: 0".

Examine the generated HDL. The first section is the *Entity Declaration* which describes I/O ports for our black box design unit. The ports with connected and named busses and signals which we placed on the block diagram have been translated into ports in the entity declaration.

The second section of the generated HDL is the *Architecture Declaration* for our *struct* architecture of the *ALU* entity. So far, we have only placed ports and signals or busses directly connected to those ports onto the block diagram. Since the signals for these ports are inherently declared in the architecture by their presence in the entity declaration, there is nothing left to do. Hence, the architecture is empty except for a few comments.

We have placed the ports on the block diagram and browsed the simple VHDL file generated by it. In the next tutorial, we will add sub-blocks to the ALU block diagram.