


CSCE 313: Embedded System Design

Introduction

Instructor: Jason D. Bakos



Embedded Systems



Desktop vs. Embedded CPU

- General purpose (desktop and server) CPUs have a more complex structure
 - Execute up to 4 instructions per cycle
 - Instructions executed out-of-order
 - Big, complex caches
 - All code runs at the same speed, since the processor finds parallelism at runtime
 - Exception: single core code will still only use one core, SIMD instructions often require “intrinsics”
- Embedded CPUs:
 - Generally not reprogrammable except by vendor
 - One or two instructions per cycle
 - Instructions executed in order, so instructions that depend on previous ones will “hold up the line”
 - Small, simple caches
 - Performance is dependent on code efficiency
 - Sometimes do not run an OS (“bare metal”) or limited OS support
 - Tightly coupled with peripherals (system-on-chip)




Desktop vs. Embedded CPU

- This class vs. 240 and 274:
 - Write code in C (vs. Java)
 - Write and debug code on a PC that runs on different processor
 - Write code that communicates with hardware
- This class vs. 274:
 - Write code in C (vs. Python)
 - Write code that runs on bare metal
 - Write code containing features to improve performance
 - Code is more performance- and graphics-oriented



System-on-a-Chip


- Most embedded processors contain multiple CPUs and integrated peripherals:
 1. I/O
 2. Coprocessors
 3. Memory



Apple A9

Field Programmable Gate Arrays

- Programmable logic device



- Contains:
 - Ability to implement "soft logic": programmable logic gates (CLBs) with programmable interconnect
 - "Hard cores": RAMs, multipliers, I/Os, PCIe interface, etc.



Field Programmable Gate Arrays

- Originally developed for “glue logic”
- Now used as system-on a-programmable chip (SoPC)
 - Customized “softcore” processor,
 - Memory/cache subsystem,
 - I/O interfaces,
 - Off-chip memory interfaces




FPGA Lookup Table

- Function generator:

x	y	z	$xy + z'$
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

(a)




(b)




FPGA Fabric

- FPGA fabric:



Field Programmable Gate Arrays


- On chip resources:



- Logic Elements (LEs)
 - 1.LUT
 - 2.Register
- Onchip memories (M20Ks)
- Multipliers
- PLLs



Cyclone 2 Logic Element



Verilog Example

- Full adder:

```
module full_adder (input a,b,ci,output s,co);  
    assign s = a ^ b ^ ci;  
    assign cout = (a & b) | (a & ci) | (b & ci);  
endmodule
```


- Synthesize:
(Compile)

a	b	ci	s	cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



Mapping

- Assume our target FPGA has LUT2s
 - Can't map an 3-input function to one LUT2...



Mapping

- $s = a \text{ xor } b \text{ xor } c$

- Equivalent to...

$$s = (a)(\sim b)(\sim c) + (\sim a)(b)(\sim c) + (\sim a)(\sim b)(c) + (a)(b)(c)$$

- Transform:

$$s = (\sim a)[(b)(\sim c) + (\sim b)(c)] + (a)[(\sim b)(\sim c) + (b)(c)]$$

$$s = (\sim a)[(b)(\sim c) + (\sim b)(c)] + (a)(\sim[(b+c) (\sim b+\sim c)])$$

$$s = (\sim a)[(b)(\sim c) + (\sim b)(c)] + (a)(\sim[(b)(\sim b)+(b)(\sim c)+(\sim b)(c)+(c)(\sim c)])$$

$$s = (\sim a)[(b)(\sim c) + (\sim b)(c)] + (a)(\sim[(b)(\sim c)+(\sim b)(c)])$$

- Set $s_0 = (b)(\sim c) + (\sim b)(c)$

- $s = (\sim a)(s_0) + (a)(\sim s_0)$



Verilog Example

a	b	ci	s
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

a	b	ci	s0	s
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	0	1

a	b	ci	s0
X	0	0	0
X	0	1	1
X	1	0	1
X	1	1	0


a	b	ci	s0	s
0	X	X	0	0
0	X	X	1	1
1	X	X	0	1
1	X	X	1	0




Place and Route

b	ci	s0
0	0	0
0	1	1
1	0	1
1	1	0

a	s0	s
0	0	0
0	1	1
1	0	1
1	1	0



Terasic DE2-115



- Altera Cyclone 4 FPGA with 115K gates



TODO ASAP

1. Make sure you can log into Dropbox:


<http://dropbox.cse.sc.edu>

2. Select your lab partner
3. One lab partner: e-mail jbakos@sc.edu with names

System Design

- Processors communicate with the outside world using a simple transactional model:
 - READ:
 - Processor says READ and provides an address
 - Operations that depend on this data WAIT until data is returned
 - WRITE:
 - Processor says WRITE and provides an address and data
- These operations correspond to the LOAD and STORE instructions
- In this case, we assume that CPU is the master and devices responding to these operations are slaves


Processor Interface



Programmed I/O

- Loads and stores to specially-mapped address ranges can be used to:
 - Read a word from a **status register**
 - Used to poll the state of a peripheral
 - Write a word to a **control register**
 - Used to send an “instruction” to a peripheral

Sample Address Map



Altera Tools

- Quartus II
 - Starting point for all designs (create and open *projects*)
 - Contains simple editors for HDL design and constraint files
 - Has a makefile-like design flow manager for synthesis, map, place and route, bitstream generation, and programming
- Platform Designer
 - Allows for drag-and-drop creations of platform designs (processors, busses, peripherals)
- Command line tools
 - Compiler and run code on NIOS2 processor



Platform Designer

- Platform Designer allows you to design the portion of your embedded system that is implemented on the FPGA
- Using this information, the command-line tools can generate a BSP that corresponds to your system
- The BSP includes the interface code for the peripherals that you add in SOPC Builder
 - As such, it must be regenerated each time you make a change in your system design




Setup Your Environment

- Launch Quartus:

`quartus&`



Quartus




Creating a New Project

- File | New | New Quartus II Project...
- Working directory = /acct/<username>/lights
- Project name = "lights"
- Top-level design entity = "lights"
- "Empty project"
- Skip the "Add Files" page
- For device, choose
 - **Family:** Cyclone IV E
 - **Package:** FBGA
 - **Pin count:** 780
 - **Speed grade:** 7
 - **Device:** EP4CE115F29C7
- Click Finish

- Go to Tools | Platform Designer



Platform Designer



system configuration
pane



Adding Components

- Add a processor
 - In the component library, search for "nios2"
 - Double-click "Nios II Processor"
 - Select **Nios II/f**, then FINISH
- Add an interface to the SDRAM
 - In the component library, search for "sdram"
 - Double-click "SDRAM Controller Intel FPGA IP"
 - Presets=
 - Bits=32, chip select=1, banks=4, row=13, column=10, then FINISH
- Add a clock manager
 - In the component library, search for "clocks"
 - Double-click "System and SDRAM Clocks for DE-series Boards"
- Add another clock source
 - In the component library, search for "clock source"
 - Double-click "clock source"



Connecting Clock and Reset

- Start with the clk_0 component, connect:
 - “clock output” to “ref_clk” on sys_s dram_pll_0
 - “clk_reset” to “ref_reset” on sys_s dram_pll_0
 - “clk_reset” to “reset” on nios2 and s dram_controller
- From sys_s dram_pll_0:
 - “sys_clk” to “clk” on nios2_gen2_0
 - “s dram_clock” to “clk” on new_s dram_controller
- From nios2_gen2_0
 - “data_master” and “instruction_master” to “s1” on s dram
- From clk_1
 - “clk_in” to “s dram_clk” on “sys_s dram_pll_0”
 - Double-click the “Export” column for clk
- Double-click nios2
 - Under “Vectors”
 - Reset and Exception vector memory: s dram_controller
- System | Assign Base Addresses
- File | Save As “nios_system”



Platform Design

<input checked="" type="checkbox"/>		<ul style="list-style-type: none"> clk_0 <ul style="list-style-type: none"> clk_in clk_in_reset clk clk_reset 	<ul style="list-style-type: none"> Clock Source Clock Input Reset Input Clock Output Reset Output 	<ul style="list-style-type: none"> clk reset 	<ul style="list-style-type: none"> <i>Double-click to export</i> <i>Double-click to export</i> 	<ul style="list-style-type: none"> <i>exported</i> clk_0
<input checked="" type="checkbox"/>		<ul style="list-style-type: none"> nios2_gen2_0 <ul style="list-style-type: none"> clk reset data_master instruction_master irq debug_reset_request debug_mem_slave custom_instruction_m... 	<ul style="list-style-type: none"> Nios II Processor Clock Input Reset Input Avalon Memory Mapped ... Avalon Memory Mapped ... Interrupt Receiver Reset Output Avalon Memory Mapped ... Custom Instruction Master 		<ul style="list-style-type: none"> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> 	<ul style="list-style-type: none"> sys_sdrām_pll_0_sys_clk [clk] [clk] [clk] [clk] [clk] [clk]
<input checked="" type="checkbox"/>		<ul style="list-style-type: none"> new_sdrām_controll... <ul style="list-style-type: none"> clk reset s1 wire 	<ul style="list-style-type: none"> SDRAM Controller Intel F... Clock Input Reset Input Avalon Memory Mapped ... Conduit 	<ul style="list-style-type: none"> new_sdrām_controller_0_wire 	<ul style="list-style-type: none"> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> 	<ul style="list-style-type: none"> sys_sdrām_pll_0_sdrām_clk [clk] [clk]
<input checked="" type="checkbox"/>		<ul style="list-style-type: none"> sys_sdrām_pll_0 <ul style="list-style-type: none"> ref_clk ref_reset sys_clk sdrām_clk reset_source 	<ul style="list-style-type: none"> System and SDRAM Cloc... Clock Input Reset Input Clock Output Clock Output Reset Output 		<ul style="list-style-type: none"> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> 	<ul style="list-style-type: none"> clk_0 [ref_clk] sys_sdrām_pll_0_sys_clk sys_sdrām_pll_0_sdrām_clk
<input checked="" type="checkbox"/>		<ul style="list-style-type: none"> clk_1 <ul style="list-style-type: none"> clk_in clk_in_reset clk clk_reset 	<ul style="list-style-type: none"> Clock Source Clock Input Reset Input Clock Output Reset Output 	<ul style="list-style-type: none"> sdrām_clk 	<ul style="list-style-type: none"> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> 	<ul style="list-style-type: none"> sys_sdrām_pll_0_sdrām_clk clk_1



Platform Design


- Click “Generate HDL”
 - Accept default settings

- Go back to Quartus
 - Assignments | Import Assignments
 - “/usr/local/3rdparty/csce611/CPU_support_files/DE2_115_pin_assignments.qsf”
 - Assignments | Settings
 - Files | Add | “nios_system.qsys”
 - File | New | Synopsys Design Constraint File
 - Contents:

```
create_clock -name CLOCK_50 -period 20 [get_ports CLOCK_50]
derive_pll_clocks -create_base_clocks
```
 - Save as SDC1.sdc
 - File | New | Verilog HDL File
 - Contents:



Top-Level Design



lights.v

```
module lights (input CLOCK_50,
              input [3:0] KEY,
              output [12:0] DRAM_ADDR,
              output [1:0] DRAM_BA,
              output DRAM_CAS_N,
              output DRAM_CKE,
              output DRAM_CS_N,
              inout [31:0] DRAM_DQ,
              output [3:0] DRAM_DQM,
              output DRAM_RAS_N,
              output DRAM_WE_N,
              output DRAM_CLK);

  nios_system u0 (
    .clk_clk          (CLOCK_50),           //          clk.clk
    .reset_reset_n   (KEY[0]),             //          reset.reset_n
    .new_sdram_controller_0_wire_addr (DRAM_ADDR), // new_sdram_controller_0_wire.addr
    .new_sdram_controller_0_wire_ba   (DRAM_BA), //          .ba
    .new_sdram_controller_0_wire_cas_n (DRAM_CAS_N), //          .cas_n
    .new_sdram_controller_0_wire_cke   (DRAM_CKE), //          .cke
    .new_sdram_controller_0_wire_cs_n  (DRAM_CS_N), //          .cs_n
    .new_sdram_controller_0_wire_dq    (DRAM_DQ), //          .dq
    .new_sdram_controller_0_wire_dqm   (DRAM_DQM), //          .dqm
    .new_sdram_controller_0_wire_ras_n (DRAM_RAS_N), //          .ras_n
    .new_sdram_controller_0_wire_we_n  (DRAM_WE_N), //          .we_n
    .sdram_clk_clk      (DRAM_CLK)
  );

endmodule
```



Hardware

- Re-compile the design...
- Program the FPGA...
 - Double-click on Program Device


The screenshot displays the Quartus II IDE interface for a project named 'lights'. The main window shows the VHDL code for the 'lights.vhd' component, which includes signal declarations for LEDs and DRAM, and a port map for the 'NiosII' system. The 'Tasks' window on the left shows the compilation progress, with 'Program Device (Open Programmer)' highlighted by a red circle. The 'Messages' window at the bottom shows various warnings and information messages related to the compilation process.

```
lights.vhd
63 signal ss_ras_n_from_the_sdram_0 : OUT STD_LOGIC;
64 signal ss_we_n_from_the_sdram_0 : OUT STD_LOGIC;
65
66 END COMPONENT;
67
68 SIGNAL DOM : STD_LOGIC_VECTOR(1 DOWNTO 0);
69 SIGNAL BA : STD_LOGIC_VECTOR(1 DOWNTO 0);
70 SIGNAL LEADS : STD_LOGIC_VECTOR(25 DOWNTO 0);
71
72 BEGIN
73 DRAM_BA_0 <= BA(0);
74 DRAM_BA_1 <= BA(1);
75 DRAM_UDQM <= DOM(1);
76 DRAM_LDQM <= DOM(0);
77 LEED <= LEADS(25 DOWNTO 8);
78 LEDG <= LEADS(7 DOWNTO 0);
79
80 NiosII: nios_system PORT MAP (
81 clk_0 => CLOCK_50,
82 reset_n => KEY(0),
83 sdram_clk => DRAM_CLK,
84 sys_clk => open,
85 in_port_to_the_keys => KEY(3 DOWNTO 1),
86
87 LCD_E_from_the_lcd_0 => LCD_EN,
88 LCD_RS_from_the_lcd_0 => LCD_RS,
89 LCD_RW_from_the_lcd_0 => LCD_RW,
90 LCD_data_to_and_from_the_lcd_0 => LCD_DATA,
91
92 out_port_from_the_leds => LEADS,
93
94 ss_addr_from_the_sdram_0 => DRAM_ADDR,
95 ss_ba_from_the_sdram_0 => BA,
96 ss_cas_n_from_the_sdram_0 => DRAM_CAS_N,
97 ss_cke_from_the_sdram_0 => DRAM_CKE,
98 ss_cs_n_from_the_sdram_0 => DRAM_CS_N,
99 ss_dq_to_and_from_the_sdram_0 => DRAM_DQ,
100 ss_dqm_from_the_sdram_0 => DOM,
101 ss_ras_n_from_the_sdram_0 => DRAM_RAS_N,
102 ss_we_n_from_the_sdram_0 => DRAM_WE_N
```



Hardware

- Click Start



Building and Running Software

- Go back to Quartus and compile your design
- Open terminal
 - cd lights
 - mkdir software
 - cd software
 - Type:
nios2-swexample-create --name=lights --sopc-file=./nios_system.sopcinfo --
type=hello_world --cpu-name=nios2_gen2_0 --app-dir=lights --bsp-dir=lights_bsp
 - cd lights
 - ./create-this-app

hello_world.c

- Open hello_world.c

```
#include <stdio.h>
```

```
int main()
```

```
{
```

```
    double new_val = 3.0;
```

```
    double val = 0;
```

```
    double start = 2.0;
```

```
    double temp;
```

```
    int i=0,toggle=0;
```

```
    while (val != new_val) {
```

```
        val = new_val;
```

```
        temp = start * (start + 1.0) * (start + 2.0);
```

```
        if (!toggle)
```

```
            new_val += 4.0 / temp;
```

```
        else
```

```
            new_val -= 4.0 / temp;
```

```
        toggle = !toggle;
```

```
        start = start + 2.0;
```

```
        i++;
```

```
    }
```

```
    printf ("value is %0.8f\n",val);
```

```
    return 0;
```

```
}
```



Debugging

- make
- nios2-gdb-server --tcpport 8888 --tcppersist&
- nios2-elf-gdb lights.elf
 - target remote localhost:8888
 - load
 - b hello_world.c:39
 - c
 - p val (0)
 - c
 - p val (3)
 - c
 - p val (3.1667)
 - c
 - p val (3.1333)
 - c
 - del
 - b 39
 - c
 - p val (3.1416)
 - p i (131072)



Common GDB Commands

- p <print expression>
- bt (backtrace)
- f (frame)
- c (continue)
- s (step over)
- n (step into)
- fin (step out)
- b (breakpoint)
- del (delete breakpoint)



Adding Components

- Add a JTAG UART for the console
 - use sys_clk and global reset, connect control slave to CPU
 - Search “uart”, add “JTAG UART Intel FPGA IP”
 - Accept default settings, connect as above
 - Also: connect irq to CPU
- Add parallel I/O for the LEDs
 - Search “pio”, add “PIO (Parallel I/O) Intel FPGA IP”
 - Width=26, output ports only, FINISH, rename it as “leds”, then put it on the sys_clk
 - Connect as above
 - Double-click export column and rename to “leds”
- Add parallel I/O for the keys (buttons)
 - Same as above, but 3 bits, input only
 - Under “Input Options”, turn on “Synchronously capture”, then FINISH
 - Rename as “keys” and put it on the sys_clk



<input checked="" type="checkbox"/>		<ul style="list-style-type: none"> clk_0 <ul style="list-style-type: none"> clk_in Clock Source clk_in_reset Clock Input clk Reset Input clk Clock Output clk_reset <ul style="list-style-type: none"> Reset Output nios2_gen2_0 <ul style="list-style-type: none"> clk Clock Input reset Reset Input data_master Avalon Memory Mapped ... instruction_master Avalon Memory Mapped ... irq Interrupt Receiver debug_reset_request Reset Output debug_mem_slave Avalon Memory Mapped ... custom_instruction_m... Custom Instruction Master new_sdram_controll... <ul style="list-style-type: none"> clk Clock Input reset Reset Input s1 Avalon Memory Mapped ... wire Conduit sys_sdram_pll_0 <ul style="list-style-type: none"> ref_clk Clock Input ref_reset Reset Input sys_clk Clock Output sdram_clk Clock Output reset_source Reset Output clk_1 <ul style="list-style-type: none"> clk_in Clock Source clk_in_reset Clock Input clk Reset Input clk Clock Output clk_reset Reset Output jtag_uart_0 <ul style="list-style-type: none"> clk Clock Input reset Reset Input avalon_jtag_slave Avalon Memory Mapped ... irq Interrupt Sender leds <ul style="list-style-type: none"> clk Clock Input reset Reset Input s1 Avalon Memory Mapped ... external_connection Conduit keys <ul style="list-style-type: none"> clk Clock Input reset Reset Input s1 Avalon Memory Mapped ... external_connection Conduit 	<ul style="list-style-type: none"> clk reset new_sdram_controller_0_wire sdram_clk leds keys 	<ul style="list-style-type: none"> <i>exported</i> clk_0 sys_sdram_pll_0_sys_clk [clk] [clk] [clk] [clk] [clk] [clk] sys_sdram_pll_0_sdram_clk [clk] [clk] clk_0 [ref_clk] sys_sdram_pll_0_sys_clk sys_sdram_pll_0_sdram_clk sys_sdram_pll_0_sdram_clk clk_1 sys_sdram_pll_0_sys_clk [clk] [clk] [clk] sys_sdram_pll_0_sys_clk [clk] [clk] sys_sdram_pll_0_sys_clk [clk] [clk] 	<ul style="list-style-type: none"> IRQ 0 IRQ 31 # 0x1000 0800 0x1000_0fff # 0x0800 0000 0x0fff_ffff # 0x1000 1020 0x1000_1027 # 0x1000 1010 0x1000_101f # 0x1000 1000 0x1000_100f
-------------------------------------	--	---	--	--	--



lights.v

```
module lights (input CLOCK_50,
               input [3:0] KEY,
               output [12:0] DRAM_ADDR,
               output [1:0] DRAM_BA,
               output DRAM_CAS_N,
               output DRAM_CKE,
               output DRAM_CS_N,
               inout [31:0] DRAM_DQ,
               output [3:0] DRAM_DQM,
               output DRAM_RAS_N,
               output DRAM_WE_N,
               output DRAM_CLK,
               output [17:0] LEDR,
               output [7:0] LEDG
);

    nios_system u0 (
        .clk_clk          (CLOCK_50),           //          clk.clk
        .reset_reset_n   (KEY[0]),             //          reset.reset_n
        .new_sdram_controller_0_wire_addr (DRAM_ADDR), // new_sdram_controller_0_wire.addr
        .new_sdram_controller_0_wire_ba  (DRAM_BA), //          .ba
        .new_sdram_controller_0_wire_cas_n (DRAM_CAS_N), //          .cas_n
        .new_sdram_controller_0_wire_cke  (DRAM_CKE), //          .cke
        .new_sdram_controller_0_wire_cs_n (DRAM_CS_N), //          .cs_n
        .new_sdram_controller_0_wire_dq   (DRAM_DQ), //          .dq
        .new_sdram_controller_0_wire_dqm  (DRAM_DQM), //          .dqm
        .new_sdram_controller_0_wire_ras_n (DRAM_RAS_N), //          .ras_n
        .new_sdram_controller_0_wire_we_n (DRAM_WE_N), //          .we_n
        .sdram_clk_clk    (DRAM_CLK),
        .keys_export      (KEY[3:1]),           //          keys.export
        .leds_export      ({LEDR,LEDG}),       //          leds.export
    );


endmodule
```



lights

- Note: if you get the error:
 - "XXX (XXX) overlaps XXX (XXX)"
 - Select System | Assign Base Addresses
- Stop GDB:
 - `pkill -9 .*gdb.*`
- Download new SOF:
 - `nios2-configure-sof ../../output_files/lights.sof`
- Update bsp:
 - `cd ../lights_bsp`
 - `nios2-bsp-generate-files --settings="settings.bsp" --bsp-dir=.`
 - `cd lights_bsp`
 - `nios2-bsp-editor`

BSP Editor



NIOS Terminal

- Open a new terminal
- `nios2-download -g lights.elf`
- see results in terminal window!

New hello_world.c

- Open hello_world.c

- Add header files:

```
#include <stdio.h>
```

```
#include <unistd.h>
```

```
#include "system.h"
```

```
#include "altera_avalon_pio_regs.h"
```

```
#include "alt_types.h"
```



Software

- New main () code:

```
alt_u32 current_value;  
alt_u32 current_state;  
alt_u8 current_direction;  
alt_u32 keys;
```

```
current_state=3;  
current_value=1;  
current_direction=0;
```

```
printf ("Program running (UART)...\n");
```



Software

```
while (1) {
    // read the current state of the keys
    keys=IORD_ALTERA_AVALON_PIO_DATA(KEYS_BASE);
    // switch speed if necessary
    if ((keys != 7) && (keys != current_state)) {
        if (keys == 3) printf ("speed set to 250 ms\n");
        else if (keys == 5) printf ("speed set to 150 ms\n");
        else if (keys == 6) printf ("speed set to 50 ms\n");
        current_state=keys;
    }
    // switch direction if necessary
    if ((current_direction==0) && (current_value==(1 << 25))) current_direction=1;
    else if ((current_direction==1) && (current_value==1)) current_direction=0;
    // move light
    else if (current_direction==0) current_value = current_value << 1;
    else current_value = current_value >> 1;
    // update lights
    IOWR_ALTERA_AVALON_PIO_DATA(LED_BASE,current_value);
    // wait
    if (current_state==3) usleep (250000);
    else if (current_state==5) usleep (125000);
    else usleep (50000); }
```



Quartus

- Back to Quartus...
- Now we need to write a top-level Verilog HDL file for lights
- File | New | Verilog HDL File