



Monitoring and Synchronization of Chip2Chip Links


Luis Cordova, Cao Zhang, Duncan Buell

USCarolina




Cray XD1 Direct Connected Processor Architecture





Application Acceleration with FPGA-Based





Xilinx Virtex II Pro FPGA

- Virtex-II Pro FPGAs incorporates embedded PowerPC™ processors and 3.125 Gbps RocketIO serial transceivers. Introduced in 2003, Virtex-II Pro X FPGAs extended the transceiver data rate to 10Gbps.







Figure 1-1: RocketIO Transceiver Block Diagram



Microblaze Soft Core



□ Basic Processor Functions □ Configurable Functions ■ Designer Defined Blocks ■ Peripherals – Xilinx or 3rd Party or Designer Defined



Design Diagram

