


Figure 13-17:
General Model
for Mealy Circuit
Using Clocked
D Flip-Flops

©2004 Brooks/Cole


Outputs ($Z_i, i=1..n$)
 are a function of
 states ($Q_i, i=1..k$)
 and inputs ($X_i, i=1..m$).



Outputs
are a function of
states only.

Figure 13-19: General Model for Moore Circuit Using Clocked D Flip-Flops

□ Struttura generale di una macchina di Mealy:




lambda

$$z = \lambda(s, X)$$

$$S^+ = \delta(s, X)$$

(Text uses this notation at the end of Ch. 13)

□ Struttura generale di una macchina di Moore:



$$z = h(s)$$

$$s^+ = \delta(s, X)$$

(text uses this notation at the end of Ch. 13)

Note: for both Mealy and Moore machines, the synthesis of δ depends on the type of flip-flop used; the synthesis of h does not depend on the type of flip-flop used.


Example of design of a sequential circuit.

By "design", we mean synthesis, i.e., the process of converting the behavioral specification of a sequential machine to the (structural) specification of a sequential circuit.


The behavioral specification may be given in English, as a state graph, or as a table.

Our design problem is: Realize a sequential circuit with a single input (X) (in addition to the clock) and a single output (Z). Output Z at time t is 1 if and only if the value of X at the same time is equal to the value of X two instants before, i.e., $X(t) = X(t-2)$.

(a) Let us construct a Mealy state graph for the design problem above.



The description leads to the Mealy state graph shown here.



(b) From the state graph, we can construct (easily) the following state and output table

S \ X	0	1
a	a, 1	b, 0
b	c, 1	d, 0
c	e, 0	f, 1
d	g, 0	h, 1
e	a, 1	b, 0
f	c, 1	d, 0
g	e, 0	f, 1
h	g, 0	h, 1

(S^+, Z)

This table has duplicate rows, namely (a, e), (b, f), (c, g), (d, h). Therefore, one could reduce the state and output table to:

S \ X	0	1
a	a, 1	b, 0
b	c, 1	d, 0
c	a, 0	b, 1
d	c, 0	d, 1

(S^+, Z)

Only 4 states are required.

One can also show that 4 states are required.

However, we will not minimize the number of states for this example.

(c) Since we have 8 states (a, ..., h), we need 3 flip-flops. (In general, you need $\lceil \log_2 m \rceil$ flip-flops for m states.)

ceiling of $\log_2 n$

We assign flip-flops arbitrarily for this example. Let the flip-flop states be $Y_1 Y_2 Y_3$. The assignment is:

	Y_1	Y_2	Y_3
a	0	0	0
b	0	0	1
c	0	1	1
d	0	1	0
e	1	0	0
f	1	0	1
g	1	1	1
h	1	1	0

The state transition table becomes

$Y_1 Y_2 Y_3$	$X=0$	$X=1$
000	000, 1	001, 0
001	011, 1	010, 0
011	100, 0	101, 1
010	111, 0	110, 1
100	000, 1	001, 0
101	011, 1	010, 0
111	100, 0	101, 1
110	111, 0	110, 1

(d) We choose D flip-flops and write the transition table for each flip-flop.

$x y_1$	00	01	11	10
$y_2 y_3$	00	01	11	10
00	0	0	0	0
01	0	0	0	0
11	1	1	1	1
10	1	1	1	1

$$y_1^+ = y_2$$

$x y_1$	00	01	11	10
$y_2 y_3$	00	01	11	10
00	0	0	1	1
01	1	1	0	0
11	0	0	1	1
10	1	1	0	0

$$y_3^+ = x' y_2' y_3 + x' y_2 y_3' + x y_2' y_3' + x y_2 y_3$$


$x y_1$	00	01	11	10
$y_2 y_3$	00	01	11	10
00	0	0	0	0
01	1	1	1	1
11	0	0	0	0
10	1	1	1	1

$$y_2^+ = y_2 y_3 + y_2 y_3'$$

$x y_1$	00	01	11	10
$y_2 y_3$	00	01	11	10
00	1	1	0	0
01	1	1	0	0
11	0	0	1	1
10	0	0	1	1

$$z = x' y_2 + x y_2$$

e) Realize the circuit using available gates and flip-flops



Equivalent states and minimization