


HW 4 results:



Please review
solutions

from the notes
for last Friday's
class (2008-03-20)

Circuit 2 is based on Chs. 5+7: you will design a circuit
using K-maps (Karnaugh maps) and implement it with
NAND gates. Due in one week - March 30.

Chapter 7's Multilevel gate circuit, NAND & NOR Gates

We do not count inverters at the inputs of a circuit

$$\overline{A} \rightarrow D^2 \quad \overline{B} \xrightarrow{A'} D^2 \quad \left(\frac{\overline{A'}}{\overline{B}} \right) \rightarrow D^2$$

have the same number
of levels, namely one

The number of levels of a circuit is the maximum
number of gates between an input and the output
of that circuit, with the proviso that inverters at
the inputs of a circuit are not counted.




Figure 7-1: Four-Level Realization of Z
©2004 Brooks/Cole




Figure 7-2: Three-Level Realization of Z

4 levels, 6 gates, 13 gate inputs

3 levels, 6 gates, 19 gate inputs

$$\begin{aligned}
 Z &= (AB + C)(D + E + FG) + H = (AB + C)[(D + E) + FG] + H = \\
 &= AB(D + E) + C(D + E) + (AB + C)FG + H = \\
 &= AB(D + E) + C(D + E) + ABFG + CFG + H
 \end{aligned}$$

	ab	cd	A
00	00	01	11
01	0	0	0
11	0	0	0
10	0	1	1
00	0	0	0
01	1	1	1
11	0	0	0
10	0	1	1

$f = a'c'd + bc'd + bcd' + acd'$

Figure 7-3

$$f(a, b, c, d) = \sum m(1, 5, 6, 10, 13, 14)$$

$$f = A'C'D + BC'D + ACD' + BCD'$$





Figure 7-4

Factor f: $f = c'a(a' + b) + cd'(a + b)$



OR-AND-OR
circuit




Figure 7-5

minimum SOP
Realization
AND-OR

$$f' = c'd' + a'b'c' + cd + a'b'c$$

POS

$$f = (f')' = (a+d)(a'+b+c)(c'+d')(a+b+c')$$

OR-AND
circuit






Figure 7-6

OR-AND




$$\begin{aligned} f &= [c+d(a'+b)] [c'+d'(a+b)] = \\ &= [c+a(a'+b+d)] [c'+a'd'+b'd'] \end{aligned}$$




AND-OR-AND

Figure 7-7



\Rightarrow AND-NOT gate, but it is customarily called NAND gate



NOR

OR-NOT gate, customarily called NOR.