


HW 4 results:




Please review  
solutions  
from the notes  
for last Friday's  
class (2008-03-20)

Circuit 2 is based on Chs. 5+7: you will design a circuit using K-maps (Karnaugh maps) and implement it with NAND gates. Due in one week - March 30.

Chapter 7's Multi-level Gate Circuit, NAND & NOR Gate

We do not count inverters at the inputs of a circuit



The number of levels of a circuit is the maximum number of gates between an input and the output of that circuit, with the proviso that inverters at the inputs of a circuit are not counted.




Figure 7-1: Four-Level Realization of Z





Figure 7-2: Three-Level Realization of Z

4 levels, 6 gates, 13 gate inputs


3 levels, 6 gates, 19 gate inputs

$$\begin{aligned}
 Z &= (AB + C)(D + E + FG) + H = (AB + C)[(D + E) + FG] + H = \\
 &= AB(D + E) + C(D + E) + (AB + C)FG + H = \\
 &= AB(D + E) + C(D + E) + ABFG + CFG + H
 \end{aligned}$$



$$f(a,b,c,d) = \sum m(1,5,6,10,13,14)$$

$$f = A'c'd + bc'd + Acd' + Bcd'$$




minimal SOP  
realization

AND-OR

Figure 7-4

Factor f:  $f = c'd(a'+b) + cd'(a+b)$



OR-AND-OR  
circuit




Figure 7-5

$$f' = c'd' + ab'c' + cd + a'b'c$$

POS

$$f = (f')' = (c+d)(a'+b+c)(c'+d')(a+b+c')$$

OR-AND  
circuit





Figure 7-6

OR-AND



$$f = [c+d(a'+b)][c'+d'(a+b)] =$$

$$= (c+a'b+bd)(c'+ad'+bd')$$






Figure 7-7

AND-OR-AND



AND-NOT gate, but it is customarily called NAND gate of 3 input



NOR

OR-NOT gate, customarily called NOR.