


HW2 correction ✓

Figures are from the text

A truth table (a.k.a. combination table): The truth table for AND  
(logic product)


A	B	$C = A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1

$\wedge$




(conjunction)

$A$	$B$	$C = A + B$
0	0	0
0	1	1
1	0	1
1	1	1



$$X' = 1 \text{ if } X = 0$$

$$X' = 0 \text{ if } X = 1$$




The truth table for OR ( $\vee$ ,  $+$ )  
( $\wedge$  logical sum)

The OR gate (disjunction)

$X$        $X'$       The truth table  
 $\overline{\phantom{x}}$       for negation  
 $0$       |       $1$   
 $1$       |       $0$   
 $X'$  or  $\overline{X}$  or  $\neg X$   
or  $\text{not}(X)$  or  
 $\text{not}(x)$  or  $(\text{NOT } x)$


The inverter circuit element



$T = 0$  open circuit between terminals 1 and 2

$T = 1$  closed circuit between terminals 1 and 2

$$T = AB$$



$T$  is the transmission  
between terminals 1 and 2


$T=0 \equiv$  no transmission between 1 & 2

$T=1 \equiv$  transmission in an.

(A series circuit: a series of  
pure switches)

A parallel circuit.

Transmission between 1 and 2 is  
a faithful model of  $A+B$ .





$$((A \cdot B') + C)$$

We omit parentheses by associating AND more tightly than OR, and NOT more tightly than AND



$$\text{so } ((A \cdot B') + C) = A \cdot B' + C = (\text{sumt.}) = AB' + C$$

A tree representation  
of this  
circuit





$$\begin{aligned}
 & \left[ \text{NOT}((C+D) \cdot A) + (B \cdot E) \right] \\
 &= (A(C+D))' + BE
 \end{aligned}$$



A	B	A'	F = A' + B
0	0	1	1
0	1	1	1
1	0	0	0
1	1	0	1

Figure 2-2: 2-Input Circuit